

PATENT

Express Mail # EU 981858839 US

INTEGRATED MULTI-CAPACITOR NETWORK

5

BACKGROUND OF THE INVENTION

1. Field of the Invention

*please enter
5/7/07
not 10*

The present invention relates to backlighting systems for liquid crystal displays (LCDs), and more particularly to an integrated multi-capacitor divider network for use with a pulse-width-modulation (PWM) inverter controller for providing precise control of the voltage supplied to cold cathode fluorescent lamp (CCFL)-based backlighting systems.

2. Description of the Prior Art

LCDs are used in notebook computers, personal digital assistants (PDAs), automotive instrument panels, desktop displays, and other applications where size and performance are important. These LCDs are often illuminated in low ambient lighting conditions by a back- or edge-lighting system that uses one or more cold cathode fluorescent lamps (CCFLs) positioned at the edges of the display. Power for the CCFLs is normally provided by either a Buck/Royer oscillator inverter or a pulse-width-modulation (PWM) inverter controller that includes a capacitor charge pump circuit. Both the Buck/Royer oscillator and the PWM inverter controller convert a low-voltage direct current (DC) source into a high-voltage, high-frequency, quasi-sine wave that is required to ignite and

CERTIFICATION UNDER 37 CFR 1.10

I hereby certify that this New Application Transmittal and the documents referred to as enclosed herein are being deposited with the United States Postal Service on this date 12-31-03 in an envelope as "Express Mail Post Office to Addressee" Mailing Label Number EU 981858839 US addressed to: Mail Stop Patent Application, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

[Signature]
Randall L. Owen
Reg. No.: 36,368

power the CCFL. A typical igniting voltage is 1,500 VAC (RMS) and a typical operating voltage is 800 VAC (RMS), and the average CCFL tube life is 10,000 to 20,000 hours.

The Buck/Royer oscillator inverter uses a ballast capacitor in the range of 12 to 22 picofarads connected to the secondary of a high-voltage transformer and in series with the CCFL, in order to drop excess transformer voltage after the CCFL has ignited. Given a CCFL with 10 picofarads of nominal parasitic capacitance, the ballast capacitor and CCFL form a voltage divider such that only about 70 percent of the transformer output voltage is transferred through the ballast capacitor to ignite the CCFL. Therefore, the Buck/Royer oscillator inverter must develop 30 percent more voltage to ignite the CCFL, thus requiring a larger, more expensive transformer and related circuitry.

The PWM inverter controller uses a much larger DC bypass capacitor in the range of 100 nanofarads connected in series with the CCFL, so that virtually 100 percent of the transformer voltage is available for CCFL ignition. A capacitor charge pump circuit comprises a pair of capacitors connected to form a voltage divider, connected in parallel with the CCFL. Typically, one of the capacitors is a high-voltage (e.g., 3 kilovolt) NPO-type with a nominal capacitance of 5 to 33 picofarads. The other capacitor is a low-voltage (e.g., 50 volt) X7R-type with a nominal capacitance of 10 nanofarads, with the exact value determined by the desired ratio between the capacitors. The ratio of the values of these capacitors further determines the steady-state drive voltage across the CCFL, thereby determining the brightness of the illumination. Active open circuit voltage regulation is provided by non-dissipative voltage feedback.

The capacitors used in the charge pump circuit of the PWM inverter controller typically have a tolerance of five to 10 percent of their nominal value. Stated differently, if the nominal capacitance of the high-voltage capacitor is 10 picofarads, the actual value may range from nine picofarads to

11 picofarads. Because the steady-state drive voltage depends directly on the ratio of the capacitances, if one capacitor has an actual value on the high side of its tolerance, and the other an actual value on the low side of its tolerance, the resulting steady-state voltage and corresponding illumination can vary by up to 22 percent. This will cause variations and non-uniformity in the amount of light generated by the CCFL.

Accordingly, there is a need for an integrated multi-capacitor network having tolerances and temperature coefficients that vary in the same amount and direction, thereby assuring a predictable CCFL illumination.

□

SUMMARY OF THE INVENTION

The present invention is directed to a novel multi-capacitor divider network in which two capacitors are fabricated in a single package, using a common dielectric material, thereby assuring that both capacitors have the same tolerance and temperature coefficient performance.

In a preferred embodiment of the present invention, the multi-capacitor network comprises a high-voltage capacitor (C_2) and a low-voltage capacitor (C_1) fabricated in a single 1808, 1812 or other standard package. The capacitor network of the present invention is fabricated from a common Class 1 N2200 or similar dielectric material, that provides a design ratio (C_2/C_1) having a nominal tolerance of plus or minus five to 10 percent. The high-voltage capacitor has a typically rated voltage of 3,000 volts DC and the low-voltage capacitor has a rated voltage of less than 50 volts DC. The capacitance range of the high-voltage capacitor is five to 33 picofarads and the capacitance range of the low-voltage capacitor is up to 10 nanofarads, depending on the desired design ratio.

The key to achieving the ratio tolerance characteristic is to simultaneously fabricate both capacitors in a single package, using the same batch of N2200 material and same manufacturing processes. More particularly, the ratio tolerance and temperature characteristics of both capacitors must move in the same plus or minus direction. This is achieved by using the same batches of dielectric and conducting materials to fabricate each pair of capacitors.

The specific value of a capacitor (in Farads) is determined by the type of dielectric material, dielectric thickness (i.e., electrode separation), and cross-sectional area of the electrodes. More particularly, the capacitance is directly proportional to the dielectric constant of the dielectric material used to separate the electrodes. The dielectric constant measures the strength of the electric field that can be supported between the metal electrodes, and

is an intrinsic property of the dielectric material. In addition, the capacitance is also directly proportional to the design active area of the electrodes, since this area determines the total amount of charge (i.e., number of positive or negative charges) that can accumulate on each electrode. Finally, the capacitance is inversely proportional to the distance between the electrodes, so the greater the separation the lower the capacitance.

In the present invention, the capacitors are fabricated in a single package using alternating layers of conducting metal and dielectric material. The high-voltage capacitor is fabricated first, layer by layer, followed by the low-voltage capacitor. Alternatively, the low-voltage capacitor can be fabricated first, followed by the high-voltage capacitor. The use of the same dielectric material for both capacitors assures that the temperature coefficient and voltage performance are similar for both capacitors and, more importantly, that the ratio tolerance moves in the same plus or minus direction. This is key to achieving the performance characteristics of the present invention.

Further features and advantages of the present invention will be appreciated by a review of the following detailed description of the preferred embodiments taken in conjunction with the following drawings.

□

BRIEF DESCRIPTION OF THE DRAWINGS

5 The present invention may be best understood by referring to the following detailed description of the preferred embodiments and the accompanying drawings, wherein like numerals denote like elements and in which:

10 Fig. 1 shows a schematic diagram of a conventional Buck/Royer oscillator inverter 100 used to power a CCFL;

15 Fig. 2 shows a schematic diagram of a conventional pulse-width-modulated inverter controller 200 for use with the capacitor network of the present invention;

Fig. 3 shows a schematic diagram of a capacitor network 300 constructed in accordance with the present invention;

20 Figs. 4A and 4B show are diagrams showing the internal structure 400 of capacitor network 300;

Fig. 5 shows a typical capacitor assembly 500 of the present invention which uses flexible terminations; and

25 Fig. 6 shows a flexible termination structure 600 for use with the capacitor network of the present invention.

□

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The following exemplary discussion focuses on a novel
5 multi-capacitor divider network in which two capacitors are
fabricated in a single package, using a common dielectric
material, thereby assuring that the design ratio of the
capacitors has a tolerance of plus or minus five to 10
percent, and that the temperature coefficient of each
10 capacitor exhibits the same performance characteristics.

Referring to Fig. 1, a schematic diagram of a
conventional (prior art) Buck/Royer oscillator inverter 100 is
disclosed. Oscillator inverter 100 comprises a high-voltage
transformer 102 having a dual-wound primary, a high-voltage
15 ballast capacitor 104, a pair of power transistors 106-108, a
power inductor 110, a polyphenylene sulfide (PPS) capacitor
112, and a controller 114. Power transistors 106-108, power
inductor 110 and PPS capacitor 112 are connected to the dual-
wound primary of high-voltage transformer 102 to form a
20 resonating circuit for providing an alternating current to
drive the primary of high-voltage transformer 102. High-
voltage ballast capacitor 104 is connected in series between
one side of the secondary of high-voltage transformer 102 and
one side of the CCFL, in order to drop excess transformer
25 voltage after the CCFL has ignited. The other side of the
CCFL is connected to the monitoring input of controller 114 to
provide current feedback from the CCFL.

The output side of oscillator inverter 100 functions as
follows. Given a CCFL with 10 picofarads of parasitic
30 capacitance and assuming that high-voltage ballast capacitor
104 has 22 picofarads of capacitance, the combination forms a
voltage divider such that only about 70 percent of the output
voltage of high-voltage transformer 102 is transferred through
high-voltage ballast capacitor 104 to ignite the CCFL.
35 Therefore, oscillator inverter 100 must develop 30 percent

more voltage to ignite the CCFL, thus requiring a larger, more expensive transformer and related circuitry.

Referring now to Fig. 2, a schematic diagram of a conventional pulse-width-modulated (PWM) inverter controller 200 for use with the capacitor divider network of the present invention, is disclosed. PWM inverter controller comprises power transistors 202-204, high-voltage transformer 206, ballast capacitor 208, high-voltage capacitor 210, low-voltage capacitor 212, and controller 214. Power transistors 202-204 are P- and N-channel field-effect transistors (FETs) connected to the primary of high-voltage transformer 206 in a push-pull configuration to provide a non-resonant, fixed frequency drive voltage, while simultaneously providing line and load regulation. Ballast capacitor 208 is connected between one side of the secondary of high-voltage transformer 206 and the CCFL, in order to drop excess transformer voltage after the CCFL has ignited. High-voltage capacitor 210 and low-voltage capacitor 212 form a voltage divider that provides a non-dissipative voltage monitoring feedback signal to controller 214, thereby providing active open-circuit voltage regulation while eliminating open circuit hazards. Controller 214 also receives a current feedback signal directly from the CCFL to provide additional voltage regulation to CCFL.

A comparison of the advantages and disadvantages of oscillator inverter 100 and PWM inverter controller 200 is as follows. The regulator portion of oscillator inverter 100 adjusts the input voltage to the oscillator circuit, thereby providing both line and voltage regulation. In addition, with oscillator inverter 100 the CCFL lamp brightness is insensitive to both static and dynamic input voltage changes. Further, the self-resonant oscillator inverter 100 provides a low crest factor sine wave to the CCFL.

The line and load regulation of PWM inverter controller 200 requires two power transistors, and is therefore simpler than the corresponding circuit of oscillator inverter 100. In addition, the non-resonant, fixed frequency drive of PWM

inverter controller 200 eliminates the high-current PPS capacitor and the power inductor, thereby reducing overall size and cost as compared to oscillator inverter 100. Additionally, the higher value ballast capacitor of PWM inverter controller 200 requires less transformer output voltage to ignite the CCFL, thereby reducing the size and cost of the high-voltage transformer.

A key issue with PWM inverter controller 200 is the voltage divider comprised of high-voltage capacitor 210 and low-voltage capacitor 212. As mentioned above, this voltage divider is designed to achieve a specific ratio between high-voltage capacitor 210 and low-voltage capacitor 212. Stated differently, the value of high-voltage capacitor and a target ratio are selected, and this determines the value of low-voltage capacitor 212.

A problem can occur, however, due to the tolerances of each capacitor. Tolerance in this case refers to the possible variations in the values of each capacitor and is typically expressed as a percent of the design or rated capacitance. These variations are the result of differences in manufacturing and/or material lots and are a normal result of the manufacturing process. For example, a 10 picofarad capacitor with a tolerance of 10 percent could have an actual value that ranges from nine picofarads to 11 picofarads. This variation in actual capacitance of one or both of the capacitors can change the actual value of the desired voltage divider ratio by up to 22 percent which, in turn, will cause corresponding variations in the illumination intensity of the CCFL.

Continuing now with Fig. 3, a schematic diagram of a capacitor network 300 constructed in accordance with the present invention, is disclosed. Capacitor network 300 comprises a low-voltage capacitor 302 and a high-voltage capacitor 304, both fabricated and packaged in a single housing 306. The electrical terminals 308-310 for low-voltage capacitor 302 are located on opposite ends of housing 306, and

the electrical terminals 312-314 for high-voltage capacitor 304 are similarly located on opposite sides of housing 306. Note that there is no internal connection between low-voltage capacitor 302 and high-voltage capacitor 304.

5 The close proximity of electrical terminal 312 with electrical terminals 308 and 310 can result in electrical arcing and a short circuit. An identical situation can occur between electrical terminal 314 and electrical terminals 310 and 312. In order to avoid arcing between the electrical
10 terminals, a coating of insulating material 316 can be applied to the entire surface of housing 306.

Referring to Figs. 4A and 4B, an internal structure 400 of capacitor network 300 is shown. Internal structure 400 comprises alternating layers of electrode and dielectric
15 material, with high-voltage capacitor 304 fabricated on the bottom and low-voltage capacitor 302 fabricated on the top. In the preferred embodiment, high-voltage capacitor 304 is first fabricated using electrode layers 402-416 separated by layers of class 1 dielectric. Low-voltage capacitor 302 is
20 then fabricated using electrode layers 420-426, again separated by layers of class 1 dielectric.

More specifically as shown in Fig. 4A, high-voltage capacitor 304 comprises eight electrodes 402-416 arranged in a three layer series-parallel or "double-float" configuration.
25 As will be apparent to those skilled in the art, this configuration distributes the voltage drop across the series capacitors, thereby reducing the chance of arc-over under high voltage conditions. For example, in a standard 1812 package with dimensions of 222 mils by 150 mils, electrode layers 402-
30 416 are configured with 50 mils of horizontal separation between electrodes and 25 mils of horizontal separation between electrode and package boundary. For a capacitor rated at 3,000 volts DC, this configuration results in an actual voltage drop of 1,000 volts DC across each capacitor.

35 As further shown in Fig. 4A, electrodes 402 and 406 are connected to termination 312, while electrodes 412 and 416 are

connectd to termination 314. The result is a series-parallel configuration of six capacitors, two groups of three capacitors connected in series and the two groups connected in parallel.

5 Continuing with Figs. 4A and 4B, low-voltage capacitor 302 comprises four electrodes arranged in a mutually parallel configuration, with alternate electrodes connected to common terminations 308 and 310.

Referring now to Fig. 5, a typical capacitor assembly 500
10 of the present invention which uses flexible terminations, is shown. Capacitor assembly 500 comprises a capacitor 502 having terminations 504 and 506, and that is attached to a circuit board 512 by flow solder points 508 and 510. This type of assembly is typically used to fix capacitors and
15 other thin-film components to circuit boards.

A problem can arise, however, with longer components and/or narrow circuit boards that are subject to flexing and twisting. This flexing and twisting can result in stress forces that can fracture the component body and/or the flow
20 solder points.

In Fig. 6, a flexible termination structure 600 for use with the capacitor network of the present invention, is shown. Flexible termination structure 600 comprises a gold termination 514 to which a gold polymer layer 516 is bonded.
25 A nickel layer 518 is bonded to gold polymer layer 516 and a tin layer 520 is bonded to nickel layer 518. Gold polymer layer 516 is a flexible, conductive layer that allows a small amount of relative motion or displacement between capacitor 502 and circuit board 512. This provides a one to 5
30 millimeter improvement in the amount of circuit board flexing that can occur without fracturing capacitor 502 of solder terminations 508 and 510.

The foregoing description includes what are at present considered to be preferred embodiments of the invention.
35 However, it will be readily apparent to those skilled in the art that various changes and modifications may be made to the

embodiments without departing from the spirit and scope of the invention. For example, the specific type of dielectric material or the number and spacing of layers may be modified or changed. Accordingly, it is intended that such changes and
s modifications fall within the spirit and scope of the invention, and that the invention be limited only by the following claims.

10 □